用verilog HDL 实现一个输入a，做判断之后大于在ourput1输出否则在output2输出的代码

Question

rt

Answer 1

assign output1 = a > xxx ;
assign output2 = ~output1;